## Notice of References Cited

Application/Control No. 09/483,321

Applicant(s)/Patent Under Reexamination SWOBODA, GARY L.

Examiner

Samarina Makhdoom

Art Unit 2123

Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	А	US-6,378,090	04-2002	Bhattacharya, Debashis	712/38
	В	US-6,446,230	09-2002	Chung, Sung Soo	714/726
	С	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	Н	US-			
	1	US-			
	J	US-			
	к	US-			
	L	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	α					
	R					
	s					
	Т					

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
	U	Landis, D.L.; Singh, P., "Optimal placement of IEEE 1149.1 test port and boundary scan resources for wafer scale integration," Proceedings of the International Test Conference, 1990 Pages: 120 -126					
	V	Fitch, K.D.; Kane, J., "Application of boundary-scan and full-chip BIST to a 3 ASIC chip set," Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, 1991, Pages: 17.5/1 -17.5/4.					
	w	Andrews, J., "An embedded JTAG, system test architecture," Electro/94 International Conference Proceedings. Combined Volumes, 199, Page(s): 691 –695.					
	x						

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.